

# Claims

- [c1] 1. A field effect transistor comprising:
- a) a channel doping region;
  - b) a gate insulator disposed above the channel doping region;
  - c) a gate electrode disposed above the gate insulator;
- and
- d) at least one underlap region adjacent to the channel doping region positioned between either a source extension or a drain extension and said channel doping region which does not underlap the boundaries of the gate electrode, wherein either
- a resistance of said underlap region is no more than 30% of an ON-state resistance of said channel doping region, or
- the underlap region has a doping level no more than  $1 \times 10^{17}$  /cc over a lateral thickness equal to or greater than a thickness of the gate insulator.
- [c2] 2. The field effect transistor of claim 1, further comprising a source extension and a drain extension, and wherein said at least one underlap region includes a first underlap region positioned between said source exten-

sion and said channel doping region and a second underlap region positioned between said drain extension and said channel doping region.

[c3] 3. The field effect transistor of claim 1 wherein the at least one underlap region has a doping level less than  $5 \times 10^{16}$ /cc over a lateral thickness equal to or greater than a thickness of the gate insulator.

[c4] 4. The field effect transistor of claim 1 wherein the at least one underlap region has a doping level less than  $1 \times 10^{15}$ /cc over a lateral thickness equal to or greater than a thickness of the gate insulator.

[c5] 5. The field effect transistor of claim 1 wherein the at least one underlap region has a doping level less than  $5 \times 10^{16}$ /cc over a lateral thickness equal to or greater than twice a thickness of the gate insulator.

[c6] 6. The field effect transistor of claim 1 wherein the at least one underlap region has a doping level less than  $1 \times 10^{15}$ /cc over a lateral thickness equal to or greater than twice a thickness of the gate insulator.

[c7] 7. The field effect transistor of claim 1 wherein the at least one underlap region has a lateral thickness in the range of 3–15 nanometers.

- [c8] 8. The field effect transistor of claim 1 wherein the at least one underlap region has a resistance of less than about 20 % of an ON-state resistance of the channel doping region.
- [c9] 9. The field effect transistor of claim 1 wherein the at least one underlap region has a resistance of less than about 15 % of an ON-state resistance of the channel doping region.
- [c10] 10. The field effect transistor of claim 1 wherein the at least one underlap region has the same conductivity type as the channel doping region.
- [c11] 11. The field effect transistor of claim 1 wherein the at least one underlap region has the opposite conductivity type as the channel doping region.
- [c12] 12. The field effect transistor of claim 1 wherein the field effect transistor is a finFET.
- [c13] 13. The field effect transistor of claim 1 wherein the channel doping region is narrower than the gate.
- [c14] 14. An electronic circuit, comprising:  
a) at least one field effect transistor comprising:  
a channel doping region;  
a gate insulator disposed above the channel doping re-

gion;

a gate electrode disposed above the gate insulator;

at least one underlap region adjacent to the channel

doping region positioned between either a source extension or a drain extension and said channel doping region which does not underlap the boundaries of the gate electrode, wherein either

a resistance of said underlap region is no more than 30% of an ON-state resistance of said channel doping region, or

the underlap region has a doping level no more than  $1 \times 10^{17}$  /cc over a lateral thickness equal to or greater than a thickness of the gate insulator.

b) a voltage supply operable for providing voltage to the field effect transistor so that the field effect transistor is operated with a gate voltage of less than about 130% of a threshold voltage.

[c15] 15. The electronic circuit of claim 14 wherein the voltage supply is operable for providing voltage to the field effect transistor so that the field effect transistor is operated with a gate voltage of less than about 100% of the threshold voltage.

[c16] 16. The electronic circuit of claim 14 wherein the voltage supply is operable for providing voltage to the field effect transistor so that the field effect transistor is oper-

ated with a gate voltage of less than about 80% of the threshold voltage.

- [c17] 17. The electronic circuit of claim 14 wherein said at least one field effect transducer comprises a plurality of field effect transducers wherein each of the plurality of field effect transducers have the same threshold voltage to within about 10%.
- [c18] 18. The electronic circuit of claim 23 wherein the field effect transistor has two underlap regions, with one underlap region on each side of the channel doping region.